Hardware implementations on FPGAs using HLS (high-level synthesis) of post-quantum cryptographic solutions based on lattices : LWE, RLWE and MLWE.

Etablishment : C.N.R.S. - Délégation régionale Bretagne et Pays de la Loire

Tags: cryptography, hardware implementation, FPGA, High level synthesis, security

• Development Status : 6 - Mature
• Environment : Console (Text Based)
• Intended Audience : Developers
• License : CeCILL : CeCILL-B
• Natural Language : English
• Operating System : OS Independent
• Programming Language : C
• Programming Language : Python
• Topic : Scientific/Engineering
• Topic : Security : Cryptography

Registered: 2020-06-26 06:39
Activity Ranking: 212
View project Statistics
View list of RSS feeds available for this project.

Package	Version	Date	Notes	Download
bibliography	1.0	2020-11-23
LWE-HLS-FPGA	1.1	2020-11-23

---

View the 2 Member(s)

Request to join